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In a datafl.ow program, an instruction is enabled whenever all of its operands 
have been produced; at that time, the instruction packet is eligible for execution 
by a free processor. Compared to a vo~ Neumann computer, the major sources of 
overhead are (1) the need for matching of token destined for the same instruction, 
(2) routing of tokens among processors, and (3) the fact that instructions are 
scheduled for execution individually, one at a time. In this paper, we present 
an execution model that reduces much of this overhead. A datafl.ow program is 
broken into sequences of instructions that must be executed sequentially due to 
their data dependencies. Each sequence is loaded into execution memory as a whole, 
were it forms a very simple process. A processor is then multiplexed among the 
ready processes in its local memory. The states of these processes change between 
running, ready, and blocked, depending on the arrival of operands. The main 
advantage is that operands produced and consumed within the same sequence 
are stored directly in one memory operation, thus bypassing the token matching 
and routing units. Consequently, when executing highly sequential programs, the 
dataflow machine "degenerates" to an efficient von Neumann computer. 
I This work was supported by the NSF Grant DCR-8503589: The UCI Dataflow Databases Project. 
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1. Introduction 
Datafl.ow computation was proposed as an alternative to the conventional 
von Neumann style of computing to exploit parallelism (DEN75]. A datafl.ow pro-
gram is a directed graph where nodes represent operator8 and arcs show the data 
dependencie8 among operators. Operands are carried on packages called token8 
along these arcs. An operator is enabled when all its input operands have arrived 
on incomming arcs. It executes by consuming these values and produces results 
sent along its output arcs to other operators expecting these values as inputs. In 
this way, computation proceeds in a data-driven manner without the need for any 
centralized control (program counter), used in von Neumann computers to decide 
when an operation should be executed, and without the concept of memory to store 
operations and data. 
Ezample: Figure 1 shows the datafl.ow graph to evaluate the two roots of a 
quadratic equation, (-b ± ..jb j 2 - 4 *a* c)/2 *a. The graph expects three input 
values to arrive on the lines labeled a, b, and c. The arrival on b triggers the 
execution of the unary "-" and the "j 2" operators. The resulting values are sent 
to the "+" and "-" operators, respectively. These, however, must wait for the 
arrival of the other operands produced by preceding operators. In particular, the 
"+" operator must wait for the completion of the square root operator, which, in 
turn, must wait for the completion of the "-" operator, and so on. In this way, 
execution is sequenced automatically by the availability of intermediate results. 
Similar data dependencies apply to the remaining operators. 
All datafl.ow systems obey the basic principles of data-driven computation 
described above. With respect to executing loops, however, two basic approaches 
can be distinguished. In the first, referred to as 8tatic interpretation (DEN75), there 
is only one instance of the subgraph representing a loop body at any given time. 
Tokens cycle through the same instance of the graph for the duration of the loop. To 
guarantee that a program executes correctly, it is essential that tokens from different 
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Figure 1 
A Dataflow Graph 
iterations do not overtake one another. This is ensured by feedback signals, which 
inhibit the execution of an operator until all its output arcs have no more tokens. 
This approach is called feedback interpretation. t 
The second approach [AGP78] uses a concept called loop unraveling, where a 
separate copy of the graph is created for each iteration of the loop. This makes the 
use of feedback signals unnecessary, since tokens produced during one iteration and 
destined to the next are passed to a 8eparate in8tance of the graph. 
Ezample: Consider the following simple loop in Id (the Irvine dataflow lan-
guage [AGP78]), which iteratively applies the function f to x 5-times: 
f Even more restrictive approaches can be found in older dataflow machines, e.g., LAU [CoSySO], 
where only one instance of any loop may be active at any given time. That is, only tokens belonging 
to the same iteration may exist in the loop graph concurrently. 
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Figure 2 
Example of a Loop 
The corresponding dataflow graph is shown in Figure 2.t Under static inter-
pretation, the operators L, L-1, d and a-1 , shown using dashed lines, would not be 
present. The loop operates as follows. The initial input values x and i are sent to the 
respective switch operators. A copy of i is also sent to the predicate operator (:::; 5), 
which produces a boolean value and sends it to both switch operators. When this 
value is true, the values x and i are output on the arc designated by T (for true) and 
hence reach the function operator f and the increment operator { +1), respectively. 
The resulting values are recirculated into the switches and the predicate operator; 
this process is.repeated until a false value produced by the predicate operator routes 
the x token out of the loop. 
The presence of the L, L-1, d and a-1 operators implements the unraveling 
interpretation. L first establishes a new context for the loop; this permits arbitrary 
t Dennis' base language uses a different set of operators, but the basic principles are the same. 
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Figure 3 
Operation Cycle of Datafl.ow Computers 
~ to other PEs 
loop nesting. The function of the d operator is to route the received token into 
a different copy of the same dataflow graph, corresponding to the next iteration. 
The result token produced by the last iteration of the loop passes through the 
d-1 and L-1 operators, which reset the iteration count and restore the original 
context. These principles permit possibly many instances of the same loop to be 
active simultaneously - the loop is unraveled in time and space. For example, the 
value i could circulate through the loop at a faster rate than the value of x. This 
results in a greater degree of parallelism than the feedback interpretation. 
1.1. Existing Dataflow Architectures 
The original motivation of dataflow was to build machines consisting of very 
large numbers of asynchronously operating processing elements (PEs), communi-
cating with one another through an interconnection network. The best known 
conceptual architecture to support the feedback interpreter is that of Jack Dennis 
(DEMI75). Two representatives of architectures built to support the unravel-
ing interpretation are those proposed by Arvind, Gostelow, and Plouffe [AGP78, 
ARGo82] and Gurd and Watson [WAGu82, GKW85). While quite different in their 
design, all these architectures are based on the following operational principles. 
There are four basic tasks to be performed repeatedly during execution: (1) match-
ing of operand tokens destined for the same instruction, (2) fetching of enabled 
instructions, (3) instruction execution, and(~) routing of tokens. These four tasks 
are performed in a cycle depicted graphically in Figure 3. In the feedback archi-
tecture, each arriving operand token is stored immediately into the operand slot of 
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the appropriate instruction. When all operands for that instruction have arrived, 
it is fetched and passed to a free PE for execution. The resulting tokens are then 
routed to the instructions expecting these as operands. In the unraveling dataflow 
machine, operand tokens are not stored immediately in instructions. Rather, an 
explicit matching store is provided, in which operands destined for the same instruc-
tion are segregated. Only when all have arrived is the corresponding instruction 
fetched and sent to a PE for execution. Resulting tokens are then routed back into 
the matching store to find their counterparts for subsequent operations. This basic 
cycle is repeated until the program terminates. 
In both realizations of the dataflow concept, there is significant overhead in 
executing each operation: First, every data token must travel considerable distances 
between any two instructions as it passes through the basic cycle of token matching, 
instruction fetch, and execution. At the hardware level, this involves passing the 
token through sequences of separate hardware units between any two instructions. 
Typically, there are two levels of routing - local and global. If the two instructions 
exchanging a token reside in the same PE, the routing is local; in this case, the token 
passes through several hardware units and token queues withing the PE. If they 
reside in different PEs, the routing is through the global interprocessor network. 
In machines implementing unraveling interpretation, the second major source of 
overhead is the matching store, necessary to collect tokens and determine if any 
two are destined for the same instruction. 
In comparison, the passing of an operand from one instruction to the next in 
a von Neuman computer is accomplished through a simple memory store operation. 
This simplicity is a major factor in the efficiency of instruction execution. When a 
program contains significant amounts of potential parallelism, the overhead incurred 
in dataflow machines is tolerable, since different parts of the computation may be 
overlapped in time. When parallelism is low, however, performance necessarily 
degrades [GPKK82]. 
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In this paper, we propose a different approach to executing datafl.ow programs 
which eliminates much of the overhead associated with executing each operation 
in isolation. We also describe a computer architecture capable of supporting this 
execution model. 
2. The Execution Model 
2.1. Sequential Code Segments 
Any two operators connected by an arc in a datafl.ow program show a data 
dependency between the two operators. Consequently, the execution of one must 
necessarily precede the execution of the other in time. Since they can never be 
executed in parallel, there is no reason for mapping them onto two different PEs. 
When both are mapped onto the same PE, the operand produced by the first 
operator can be stored directly into the second, thus bypassing the normal cycle 
of token fl.ow (matching store, communication network, etc.). This concept can 
obviously be extended to sequences longer than two operators. In general, any 
path that follows the arcs of a datafl.ow graph yields a sequence of operators, each 
of which is dependent on the completion of its predecessor and thus may be executed 
by the same PE. 
The execution model proposed in this paper is based on the above observation. 
A given datafl.ow graph is broken into chains of operators which must be executed 
sequentially; these will be called sequential code segments or SCSs. Figure 4 shows 
one possible set of SCSs resulting from the program of Figure 1. Instead of treating 
individual op·erators of a datafl.ow graph as the smallest units of computation 
scheduled for execution whenever they are enabled, we increase the granularity 
to the level of SCSs. An SCS is passive as long as its first operator is disabled, 
i.e., is still missing some operands. A passive SCS resides on secondary storage. 
When all operands for the first operator have arrived, the SCS becames active. It 
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Figure 4 
Sequential Code Segments 
SCS4 
is loaded as a whole into a contiguous portion of memory and it remains there until 
all operators constituting that SOS have been executed. 
Each enabled SOS may be viewed as a very simple process. It has a "Process 
Control Block" (PCB) that contains the following information: (1) starting .address 
of the SOS in memory, (2) a program counter pointing to the current instruction 
(the one to be executed next), and (3) a status field indicating whether the process 
is running, ready, or blocked. The three states are defined as follows. An SOS is 
said to be running when a PE is currently fetching and executing instructions from 
that sequence. An SOS is ready when its current instruction is enabled (has all 
its operands) but there is no free PE to execute that sequence. Finally, an SOS is 
blocked when its current instruction is not enabled. 
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Process State Changes 
The possible state changes are_ illustrated in Figure 5. Initially, an SOS is 
loaded into memory in its ready state. Whenever a PE becomes free, it begins 
executing one of the ready SCSs in its memory; at that time, the status of the 
selected SOS changes from ready to running. The PE continues executing the SOS 
until it reaches the end, at which time the SOS is destroyed, or until it encounters 
an operator that does not yet have all its operands present. In the latter case, the 
SOS is blocked and the PE is switched to some other ready SOS. The blocked SOS 
changes its status to ready as soon as the last operand for the current instruction 
arrives. 
This process-oriented point of view permits us to implement the execution 
of a datafl.ow program as a collection of communicating SCSs. A given program 
is transformed into one or more SOSs, which are mapped onto the available PEs. 
Each SCS continues executing as long as it has all the operands necessary to perform 
its current operation. When an operation produces a result token destined for a 
subsequent operation within the same SOS, it is stored directly in the appropriate 
operand slot using only one simple memory operation. Only when the token is 
destined for some other SOS does it have to travel through the datafl.ow routing 
network ("~ithin the same PE or to another PE) and pass through the matching 
store. 
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Figure 6 
Internal SCS Representation 
Internally, an SCS is represented as a sequence of "machine-level" instructions, 
each consisting of an opcode, operand slots, and destination addresses for results. 
Figure 6 shows the same four sequences of Figure 4 in the form of a "machine 
program". For simplicity, we assume that an instruction has only one or two 
operands; if only one is expected, the other is shown shaded in the figure. Constant 
operands do not travel through the graph but reside permanently in the appropriate 
instruction slots. For example, SCS4 comprises only one instruction with a constant 
operand 2 and a slot for the value of a. 
A result token may be routed to one or two other instructions. Instructions 
are identified by the name of their SCS and the offset within that SCS. The letter 
l or r indicates which operand slot (left or right) the value should be placed in. 
For example, the one instruction constituting SCS4 sends its result to the right slot 
of the instruction in SCSl at offset 2 (i.e., the division operator), and also to the 
right slot of the instruction in SCS2 at offset 4 (also a division operator). Asterisk 
denotes 'itself', i.e., the current SCS; for example, the first instruction of SCSl 
9 
stores its result into the next instruction in the same sequence (i.e., SCSl at offset 
1, left operand slot). 
2.2. Translation of Dataflow Graphs into SCSs 
In general, there will be more than one way to divide a given datafl.ow graph 
into SCSs. Different choices will obviously yield different performance results. For 
the purposes of this paper we ignore the issues of optimality and limit ourselves to 
only showing a simple method for translating basic non-iterative blocks and loop 
constructs into SCSs. We shall use the basic operators of Id (Irvine datafl.ow); 
similar methods could be developed for other datafl.ow base languages. 
A simple non-iterative block statement is a directed acyclic graph consisting 
of unary and binary operators. An example of such a statement is the graph of 
Figure 1. Such a graph is translated into SCSs as follows: Starting with each 
incomming arc, traverse the graph by following arcs in their forward direction until 
reaching an exit arc; mark all operators encountered along the path. If an operator 
has more than one outgoing arc, choose one arbitrarily. The marked operators make 
up an SCS. If there are some unmarked operators after all incomming arcs have 
been tried, find those that have no unmarked operators leading into them. Starting 
with each of these, traverse the graph in the same manner as before. Stop when 
encountering an already marked operator or when reaching an exit arc. Each such 
sequence becomes another SCS. The algorithm stops when all operators have been 
marked. The SCSs of Figure 4 have been derived in this way from the graph in 
Figure 1. 
Loop statements of Id always have the basic form shown in Figure 7. We 
translate each such (possibly nested) loop schema as follows. Starting with the 
inner-most loop, the loop body, including the operators L, d, d-1, and L-1, is 
translated into one or more SCSs using the algorithm described above. If the loop 
is nested inside another loop, the translation process continues in a similar manner. 
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Figure 7 
A Loop Schema in Id 
Each of the SCSs resulting from translating the inner loop is now treated as a single 
operator and the same principles are applied as with the inner loop. This process 
may be repeated until arbitrarily nested loops have been translated into SCSs. 
3. The Machine Architecture 
The proposed machine architecture is a collection of PEs interconnected 
through a communication network. While the choice of the network is important 
to ensure adequate performance, it has no bearing on the operational principles of 
individual PEs and hence need not be specified here. 
The organization of each PE is shown in Figure 8. The major active functional 
units are a fetch/execute unit, a matching store, a code segment loading unit, and 
an I-structure unit. There are also three major passive units: an ezecution memory, 
a token pool, and a program memory. The following sections explain the functions 
of each of the units in more detail. 
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Organization of a PE 
3.1. Activity Names and Token Matching 
In a dataflow program, each activity (operator) has a unique identification 
called activity name. This provides the necessary matching information between 
tokens and their corresponding operators during execution. In the unraveling 
interpreter, each activity name is of the form (u.c.s.i), where the four component 
have the following meaning: i is the iteration number; if an operator i~ part of 
a loop, i designates which iteration the operator belongs to. (This component is 
absent in a feedback interpreter.) s is the statement number; this uniquely identifies 
an operator within a given procedure; c then identifies the procedure. Finally, u 
gives the current context; when a new procedure is called, the system records the 
activity name of the calling procedure in the context field u of the called procedure. 
The same is done when a new loop construct is entered. At the time the loop or 
procedure terminates, the original context is restored. In addition to the activity 
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name, which uniquely identifies each operator within a datafiow program, tokens 
destined for non-commutative binary (or n-ary) operators carry a tag called port; 
this designates the operand slot (left or right) into which the arriving token should 
be placed. 
In our approach we adopt the same scheme of activity names as in Id. The 
only modification is to divide the statement number s into two components, sl and 
s2, where sl identifies an SCS and s2 is an offset within that SCS. Hence, sl and 
s2 together identify a single operator in the same way as the statement numbers. 
Token matching is then based on the following two basic principles: 
• As in any datafiow approach, two tokens are destined for the same opera-
tor if and only if their activity names show an exact match; the port tag 
distinguishes among multiple tokens in the case of binary or n-ary operators. 
• If the activity names of two tokens differ in only the component s2, then both 
tokens are destined for the same SCS. 
The operation of the matching store and the code loading unit of the proposed 
architecture is as follows (refer to Figure 8). Each entry in the matching store has 
three components: (1) a unique identification of an SCS, (2) a missing token count 
t, and (3) a pointer p to a list of tokens destined for that SCS. The identification of 
the SCS has the form u.c.sl. * .i; i.e., it is an activity name where the component s2 
matches any value, as indicated by the asterisk. The missing token count indicates 
how many tokens with s2 = O, i.e., tokens destined for the first operator of the 
sequence are still missing. As long as this number is greater than zero, the SCS 
is passive. During this time, all tokens destined for that SCS are accumulated in 
the token pool in the form of a linked list; the pointer p points to this list. When 
the missing token count reaches zero, the SCS becomes active. This results in the 
creation of a new process for the SCS, which involves the following tasks: all tokens 
from the list pointed to by p are placed into the appropriate operand slots of the 
SCS; the SCS is loaded into execution memory and a "PCB" for the new process 
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is created and entered into one of the PCB registers of the fetch/execute unit; pis 
changed so that it points to the SCS in execution memory, rather than to the list 
of tokens in the pool; this list is now empty. The following algorithms specify in 
more detail the operations performed by the matching store and the code loading 
unit when a token arrives; we assume the token's activity name to be u.c.sl.s2.i: 
Matching: 
search the matching store associatively for the occurrence of 
an entry that matches the token's activity name; 
if no match is found 
then make a new entry in the matching store with the activity 
name u.c.s1.*.i; 
if s2=0 and the first instruction of the sequence is unary 
then go to Loading 
else store the token in the token pool and point p to it; 
store the number of tokens still outstanding for the 
. first instruction irito the missing token count t 
else if s2=0 (i.e., entry exists and token is for first instr.) 
then decrement t; 
if t=O then go to Loading 
else if t=O (i.e., SCS is already active) 
Loading: 
then follow pointer p to find SCS in execution memory; 
place token into operand slot at offset s2; 
if this was the last operand missing 
then mark operation as enabled; 
if program counter points to that instruction 
then change status of SCS to ready 
else (i.e., SCS remains passive) 
append token to the list in the token pool 
get SCS for activity u.c.s1.*.i and load it into exec. memory; 
store all tokens from the list pointed to by p in the appropriate 
operand· slots in the SCS; 
change p to point to SCS in execution memory; 
create a new PCB comprising: 
(1) a pointer to the SCS 1 s starting address 
(2) a program counter pointing to its first instruction 
(3) a status field with the value 'ready' 
find a free PCB register and store in it the new PCB 
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Consider again the four SCSs shown in Figure 6 and assume that the values b 
and c have arrived. Figure 9 shows a snapshot of the execution when all instructions 
enabled at that time have been executed. This execution involved the following 
steps: The arrival of b caused the sequences SCSl and SCS2 to be loaded into 
memory. At the same time, two entries were made in the matching store with 
the respective activity names u.c.SC Sl. * .i and u.c.SC S2. * .i; the missing token 
count t is zero in both cases and the pointers point to the respective code segments 
in memory. SCSl and SCS2 are ready and hence will start executing whenever a 
PE becomes free; both will become blocked after executing their first respective 
instructions, since the operands for the subsequent instructions are still missing. 
The program counters point to the instrucitons to be executed next. 
In an analogous way, the arrival of c causes a new entry for the sequence SCS3 
to be created in the matching store. However, since the first instruction ( *4) is still 
missing its operand (a), SCS3 is not loaded into memory. Instead, the operand c 
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is stored in the token pool and p is pointed at it. At this time, execution cannot 
proceed until the value of a has arrived (Figure 9 show this situation). 
The arrival of a causes the remaining sequences SCS3 and SCS4 to be loaded, 
as shown in Figure 10. Note that SCS3 contains, in addition to the operand a, 
also the operand c, retrieved from the token pool. Both SCS3 and SCS4 are ready 
to execute. When SCS3 terminates, it stores the resulting value into SCS2 at the 
offset 1. This changes the status of SCS2 from blocked to ready and thus permits 
SCS2 to continue. SCS2 then generates the operand for SCSl, on which SCSl is 
blocked, an so on. For the remainder of the execution, control is switched among 
the ready segments until all have terminated. 
3.2. The Fetch/Execute Unit 
This unit is equipped with a conventional processor responsible for executing 
active code segments in execution memory. As mentioned in Section 2.1, each active 
SOS is viewed as a simple process, that can be running, ready, or blocked. The 
"PCBs" of all processes are kept in an array of registers as shown in Figure 8. 
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Each PCB contains the program counter (PC), the status, and a starting address 
in execution memory. The execution cycle of the processor is as follows: 
Begin: find the next ready process; 
fetch the instruction pointed to by PC; 
Exec: execute the instruction; 
for each resulting token tk do 
if activity name of tk differs in only the s2 field from 
the current activity 
then store tk directly in the current SCS at offset s2 
else send it to the routing unit; 
increment PC; 
if end of SCS is encountered 
then destroy process and go to Begin 
else fetch next instruction; 
if instruction is enabled 
then go to Exec 
else set. process status to blocked and go to Begin 
All tokens destined for an SCS different from the current one are sent to the 
routing unit. This unit determines, based on the token's activity name, which PE 
is holding the destination instruction. If this is the same PE as the current one, 
the token is sent back to the matching store; otherwise it is output to the network. 
3.3. I-Structure Storage 
Datafiow systems use tree structures to represent arrays [DEN75). A one-
dimensional array is a tree of height one, a two-dimensional array is ~ tree of 
height two, etc. At each level, all subtrees are uniquely identified by a value called 
the selector. Two operators are provided to manipulate such structures. A select 
operator receives a structure S and a selector value i, and it returns the highest-
level subtree of S labeled i, i.e., S[i]. An append operator must receive a structure 
S (possibly empty), a selector value i, and some other value v. It creates a new 
structure which is an exact copy of S except that the subtree labeled i has now the 
value v; the latter could be a simple scalar value or another structure. 
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Conceptually, the entire structure S is always carried on a token between 
consecutive operators of the dataflow graph. To reduce the overhead in an actual 
implementation, the structure is kept in memory and only a pointer to is carried 
on a token. In the architecture described in [ARIA83], the memory holding struc-
tures enforces the necessary synchronization between requests accessing the same 
structure, as these, in general, will not be arriving in the order of their generation. 
This memory is called the I-structure memory. 
In the architecture shown in Figure 8, the same principles are applied to handle 
structured data. When an append operation is executed, it forms a request packet 
containing the pointer to the structure, the selector, and the value to be appended, 
and sends it to the appropriate I-structure storage (local or in some other PE) via 
the routing unit. The I-structure storage performs the actual append operation by 
creating the new structure and sending a pointer to it to the matching store, where 
it is eventually consumed by the logically next operator. Similarly, the execution 
of a select operator by the processor causes a request token to be routed to the 
appropriate I-structure storage which retrieves the value specified by the selector. 
When the value arrives at the PE, it is passed through the matching store directly 
into the SCS that issued the select operation. 
4. Comparison of the Process-Oriented Model to Other Approaches 
The proposed model has three main advantages over other approaches that 
implement data-driven computation: 
1. The number of tokens passing through the routing mechanisms (both local 
and global) in the course of executing a dataflow program is reduced. 
2. The numbe~ of token matchings that must be performed is reduced. 
3. The overhead associated with executing each operator is reduced. 
Con~ider first a non-iterative code segment such as the block statement in 
Figure 1. Let us distinguish between tokens destined for unary and for n-ary ( n > 1) 
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operators. Under regular interpretation of datafl.ow programs, only tokens for n-ary 
operators must pass through the matching store; tokens for unary operators may be 
sent directly to the code fetch unit. Furthermore, all tokens, regardless of the arity 
of their operators, must pass through the routing mechanisms of the architecture 
(within each PE and possibly through the global communication network between 
different PEs ). 
Other Process-oriented 
l Tokens through Routing 17 10 
[ Tokens through Matching Store 12 10 
Table 1: Operators from Figure 1 
Table 1 summarizes the token fl.ow for the sample block statement. Under 
normal interpretation, "Tokens through Routing" is equivalent to the total num-
ber of tokens created in the course of executing the program (i.e., 17). In the 
process-oriented scheme, this number is reduced by those tokens stored directly 
into currently active SCSs in execution memory. Hence only 12 tokens need to 
be routed. "Tokens through Matching Store" corresponds, in the first case, to the 
number of tokens destined for n-ary operators (12). In the process-oriented scheme, 
all tokens that are not stored directly pass through both routing and the matching 
store. Hence the two values are always identical (10, in this example). 
In general, a sequence of n binary operators requires n + 1 tokens to pass 
through the matching store - two for the first operator and one for each subsequent 
one. Other approaches always require all 2n tokens to pass through the matching 
store. The same ratios are obtained for the number of tokens that need to pass 
through the routing network, rather than being stored directly in the same SOS: 
with other approaches, all 2n tokens must pass through the routing network (local 
or even across different PEs ); with the process-oriented approach, only n + 1 tokens 
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pass through routing; the remaining n - 1 are stored directly using one memory 
operation. Table 2 summarizes these results. 
Other Process-oriented 
Tokens through Routing 2n n+l 
Tokens through Matching Store 2n n+l 
Table 2: n Binary Operators 
From the above it follows that, with long sequences, the reduction in tokens 
passing through the matching store as well as the number of tokens passing through 
the routing network approaches 503. With short sequences, the reduction is less 
significant, however, it is never worse than in other architectures. In the worst 
case, when n = 1, the number of tokens passing through the routing network and 
through the matching store is the same (2 tokens) as with other approaches. 
Other Process-oriented 
[ Tokens through Routing n 1 
[ Tokens through Matching Store 0 0 
Table 3: n Unary Operators 
A sequence of n unary operators (Table 3) requires in both cases zero tokens 
to pass through the matching store, regardless of the value of n. The number 
of tokens through routing, however, is reduced from n to 1, i.e., the reduction is 
directly proportional to the sequence length. In the worst case, when n = 1, the 
reduction is zero, with n = 2 it is 503, with n = 10 it is 903, etc. 
Other Process-oriented 
Tokens through Routing n+n/2 1 +n/2 
Tokens through Matching Store n 1 +n/2 
Table 4: n Alternating Operators 
Table 4 compares the number of tokens routed and tokens matched for a 
sequence of n alternating binary and unary operators. In terms of tokens passing 
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through the matching store, the results are similar to those of purely binary se-
quences: the reduction approaches 503 with large n and becomes zero with the 
shortest possible sequence of 2 operators. In terms of tokens passing through the 
routing network, the reduction is even more significant - approaching 663 with 
large n (and remaining zero for n = 2). 
In addition to reducing the number of tokens passing through the routing 
network and the matching store, the process-oriented approach also reduces the 
overhead associated with fetching and executing instructions. In existing dataflow 
machines, each instruction is fetched, loaded, and executed individually whenever 
the necessary operands have been generated. With the process-oriented app'roach, 
entire sequences of instructions are loaded at once and each remains active until 
all instructions comprising that sequence have been executed. This facilitates the 
use of standard architectural techniques, such as caching, which are being applied 
successfully in von Neumann machines to increase their performance. 
Since the information constituting the status of each active SCS (process) 
is quite minimal (a program counter, a memory pointer, and a status field), the 
switching of control among the different active sequences can be implemented with 
little overhead. The storing of operands into instruction slots, regardless of whether 
they are generated in the same PE or arrive through the communication network, is 
accomplished with one simple memory store operation. Consequently, efficiency in 
instruction execution withing each processor could approach the efficiency of a von 
Neumann machine executing a sequential program. The main advantage, of course, 
is that many such efficiently operating processors may be engaged simultaneously 
in executing a given datafl.ow program. 
5. Conclusions 
We have presented a scheme for efficient execution of datafl.ow programs and 
sketched an architecture capable of supporting this scheme. Our approach preserves 
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the basic principles of data-driven computation, where instructions are executed 
when and only when all of their input values have been produced and arrived at 
the operator. The expected benefit is a high degree of parallelism during execution, 
extracted from a high-level language program implicitly by transforming it into 
a datafl.ow graph. In addition, the proposed architecture attempts to reduce the 
overhead resulting in other datafl.ow architectures from three major sources: (1) 
routing of all tokens generated during the execution of a program, (2) matching of 
all tokens destined for n-ary operators in the matching store, and (3) the loading and 
execution of instructions on a one-to-one basis, which prevents the use of techniques 
such as caching. These problems are alleviated by loading into memory entire 
sequences of instructions that cannot be executed concurrently due to their data 
dependencies; the processor is multiplexed among the active sequencies residing in 
its execution memory. Note that with a purely sequential code (which is generated 
when a given problem is of an inherently sequential nature), existing datafl.ow 
machines experience the same overhead in instruction execution as with highly 
parallel code. The proposed machine, on the other hand, "degenerates" to a von 
Neumann machine, that executes a regular sequence of code using only simple 
read/write operations in its local memory; no message passing is necessary in this 
case. 
The price paid for the gained advantages is increased hardware cost, resulting 
from adding an execution memory to hold the active instructon sequen~es. This, 
however, is (at least partially) offset by a smaller matching store, since the number 
of activities is reduced - it corresponds to the number of distinct code sequences 
rather than the number of distinct operators, as is the case in other datafl.ow 
machines. 
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